

Some useful primitives

Multiplexor (aka "mux")

2 single-bit inputs D_0, D_1



1 "selector" S

1 output Q

controller determines which input bit $\rightarrow Q$


\Rightarrow 2 inputs \therefore = 1 bit (2 "states")

$$SO \quad Q = \bar{S}D_0 + SD_1$$



if inputs are 2 bits each, then Q is also 2 bits
but S is still 1-bit \Rightarrow just use 1-bit mux for
each bit of Q

$D_0, \phi \quad D_0, 1 \quad D_1, \phi \quad D_1, 1 \quad S$



4-bit mux D_0, D_1, D_2, D_3


Q is just 1-bit

S has to have 4 states to differentiate which input is switched to Q so $S[1:0]$


truth table

S_1	S_0	Q
0	0	D_0
0	1	D_1
1	0	D_2
1	1	D_3

$$\text{so } Q = D_0 \bar{S}_0 \bar{S}_1 + D_1 S_0 \bar{S}_1 + D_2 \bar{S}_0 S_1 + D_3 S_0 S_1$$




Demux \rightarrow opposite of mux: $D \rightarrow Q_0$ or Q_1 depending on S



$$Q_0 = D\bar{S}$$

$$Q_1 = DS$$



Decoder:

any binary # can be encoded into a bus


ex: 3 encodes to 11 for 2-bit bus $D[1:0]$

$\Rightarrow D[1:0]$ has 4 states

construct 4 outputs Q_0, Q_1, Q_2, Q_3 such that each output is "asserted" (is 1) depending on what number is encoded

D_1	D_0	Q_0	Q_1	Q_2	Q_3	$Q_0 = \overline{D_0} \overline{D_1}$
0	0	1	0	0	0	$Q_1 = D_0 \overline{D_1}$
0	1	0	1	0	0	$Q_2 = \overline{D_0} D_1$
1	1	0	0	0	1	$Q_3 = D_0 D_1$

note: this is equivalent to using 4-bit demux with a constant input 1



Comparator: test on 2 signals A, B
 can be $A=B, A<B, A>B, A\neq B$

AB	$A=B$	$A\neq B$	$A>B$	$A<B$
00	1	0	0	0
01	0	1	0	1
10	0	1	1	0
11	1	0	0	0

$$A=B: Q_0 = \bar{A}\bar{B} + AB = \overline{A\oplus B}$$

$$A\neq B: Q_1 = A\oplus B$$

$$A>B: Q_2 = A\bar{B}$$

$$A<B: Q_3 = \bar{A}B$$

$$Q = Q_0 + Q_1 + Q_2 + Q_3$$

4 possible comb of A, B, \therefore 4 outputs that are mutually exclusive


So far we have learned about "sequential logic"
⇒ inputs flow thru some sequence of gates

Note: the outputs follow inputs at all times
what seq logic lacks?

1. ability to specify the time for things to happen
2. " " remember anything (memory)

Memory ⇒ controlled feedback


try this circuit



Hard to tell what this will do!

⇒ Specify initial states of $R \neq S$, see how evolves

$S=1, R=0$



$S=1$ means gate b will give ϕ on output due to output inverter

⇒ $P=0$

$R=0$ and red input $=0$ means gate a will be \perp


$\Rightarrow Q=1$

R	S	Q	P	state
0	1	1	0	"set" $S\bar{R}$

what happens when $S \rightarrow 0$ here?

\Rightarrow nothing b/c gate a is an OR & the other input = 1


\Rightarrow remember!



next transition from $\bar{S}\bar{R}$ to $\bar{S}R$ (asserting R)

this changes output of gate a to 0 ($Q=0$)

but since $S=1$, gate b doesn't change



$R \rightarrow 1$ turns off gate a (NOR), and $S=0$ so gate b turns on

this changes outputs from "set" ($QP=10$) to "reset" ($QP=01$)

R	S	Q	P	state
0	1	1	0	"set" $S\bar{R}$
	↓			
0	0	1	0	"hold" $\bar{S}\bar{R}$
↓				
1	0	0	1	"reset" $R\bar{S}$

if you now transition $S \rightarrow 1$ ($R\bar{S}$ state)

then gate $\downarrow \rightarrow 0$, $P \rightarrow 0$


but since $R=1$ already, no change in $Q=0$

R	S	Q	P	state	
$\bar{R}S$	0	1	1	0	"set"
	↓				
$\bar{R}\bar{S}$	0	0	1	0	"hold"
↓					
$R\bar{S}$	1	0	0	1	"reset"
	↓				
RS	1	1	0	0	$P \neq \bar{Q}$


this is called SR "latch"

works great for somethings although $P \neq \bar{Q}$ is maybe a problem

Primitive




or



since $P = \bar{Q}$
(mostly)

Another way to make RS latch that is more well behaved:



here $P = \bar{Q}$ explicitly, so outputs will never be equal

set $\bar{S}\bar{R} \Rightarrow a=1, b=1, Q=1, \bar{Q}=0$ "set"

$\bar{S}\bar{R} \rightarrow \bar{S}\bar{R}$ doesn't change Q b/c a is OR "hold"

$\bar{S}\bar{R} \rightarrow \bar{S}R$ turns off $b, Q \rightarrow 0$ "reset"

R	S	Q
0	1	set
1	X	hold
0	0	reset