Some useful primitives Multiplexor (aba "Mux") 2 single-bit inputs Do ,D1 1 "selector" S 1 output Q controller determines which input bit-> Q => 2 inputs .: ~ 1 bit (2 states") SD Q = 3Do t SD1 D D1 S





it inputs are 2 bits each, then Q is also 2 bits but S is still 1-bit => just use 1-bit mux for each bit BQ



Y-bit Mux Do, D, D, D, D,
Q is just 1-bit
S has to have 'I states to differentiate which input is switched to Q so S[1:0]
tutti table S, S, Q
0 1 D,
0 1 D,
1 1 D,
so Q = Do SoS, + D, SoS, + D, SoS, + D, SoS,



De mux -> opposite & mux: D -> Qo n Q, dopending dr S $\frac{D}{s} = \frac{1}{Q_1} = \frac{Q_2}{Q_1} = \frac{DS}{DS}$ Decoder . any binary # can be encoded into a bus ex: 3 encodes to 11 for 2 bit bus D [1:0] => D[l:o] has 4 states construct 4 outputs Qo, Q, Q2 A3 such that each output is ascerted" (is 1) depending on what number is encoded $Q_0 = D\phi \overline{DI}$ $Q_1 = D\phi \overline{DI}$ Q2 - D6 DI Q3=D6D1 note: this is equivalent to using 4-bit demax with

a constant input 1



(omparity: test on 2 signals A,B can be A=B,A<B,A>B,A≠B A=B: Q= ÀB+AB= ABB $A \neq B : Q_{s} = A \oplus B$ A>B : Q = AB ALB: Q= AB $Q = Q = + Q_{\pm} + Q_{5} + Q_{4}$ 4 possible comb & A.B. . . 4 ontputs that are mutually exclusive







R-31 turns off gate a (NOR), and S=0 so gate b turns on this changes outputs from "set" (GP=10) to "roset" (QP=01)

Another way to make BS latch that is more well behaved:



here
$$P = \overline{Q}$$
 exoplicitly, so outputs will neuro be equal
set $S\overline{R} \Rightarrow a=1, b=1, Q=1, \overline{Q} = 0$ "set"
 $S\overline{R} \Rightarrow S\overline{R}$ doesn't change Q blc a is OR "hold"
 $S\overline{R} \Rightarrow S\overline{R}$ turns of f b, $Q \Rightarrow 0$ "reset"
 $\frac{D}{O} = \frac{S}{SeT}$
 $I \times hold$
 $O = 0$ reset